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A. NONLINEAR REACTANCE FREQUENCY MULTIPLIERS
We have completed a circuit analysis of an Nth-order frequency multiplier using a
nonlinear reactance in the circuit configurations previously reported (1). A paper
giving the details of this analysis has been prepared and submitted for publication.
The analysis given in this paper spec-
ifies impedence levels, conditions for
Soptimum efficiency, and the value of opti-
QH 0100,000 mum efficiency for a given lossy nonlinear
0 - Q2500 reactance and for given lossy tuned cir-
cuits. Figure XVII-1 shows the theoreti-
20o - cal optimum efficiency that can be obtained
0 Fo='0 0  by using a lossy abrupt-junction nonlinear
3o capacitor as a frequency multiplier. QF
is the reciprocal of the sum of reciprocal
40 Q's of the nonlinear capacitor and linear
inductors evaluated at the fundamental
2 3 4 5 6 7 8 9 10 frequency. QH is the identical quantityN Nt hHARMONIC ORDER evaluated at the Nth harmonic frequency.
Fig. XVII-1. Calculated efficiency versus We have assumed that the nonlinear capac-
harmonic order itor does not conduct during any part of
the cycle.
Briefly, the analysis begins with a Taylor-series expansion of the nonlinear charge-
voltage relation in the case of a nonlinear capacitor, or flux linkage-current relation in
the case of a nonlinear inductor. Fourier-series expressions for the variables are
substituted in this Taylor-series expansion and components at identical frequencies are
equated. This procedure results in algebraic equations relating Fourier charge coef-
ficients to voltage coefficients. With the addition of circuit constraints and small-signal
approximations the analysis is complete.
The results of this analysis have been applied in detail to the case of the semicon-
ductor nonlinear capacitor. Experimental measurements of input impedance and effi-
ciency of frequency doublers containing abrupt-junction nonlinear capacitors have
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been made, and good agreement between experiment and theory has been obtained. It
is evident that these devices make highly efficient frequency doublers. Efficiencies of
1 db (1.5 mc to 3.0 mc) and 2. 3 db (100 mc to 200 mc) have been measured. A method
of obtaining efficient high-order multiplication is to cascade doublers. By using this
method an octupler (2 mc to 16 mc) with an efficiency of 6. 5 db has been constructed.
D. B. Leeson, S. Weinreb
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B. A NUMERICAL METHOD FOR COMPUTING POLE AND ZERO LOCATIONS
Methods for determining the pole-zero pattern associated with a given magnitude-
phase specification are discussed in almost all textbooks on network synthesis. These
methods employ tedious analytical calculations or approximate graphical techniques. A
method of using the principle of analytic continuation, in which an electronic computer
performs all of the calculations and decisions, has been investigated.
The procedure applies the Cauchy-Riemann conditions of analyticity to the data,
which are prescribed along a vertical line in the complex plane, and determines the
values of magnitude and phase along a second line close to the first. The second line is
then used to determine a third, the third a fourth, and so on until a pole or zero is
reached. Poles and zeros are located by examining the relative magnitudes at the
various mesh points. For each point, the ratio of the magnitude at that point to the
preceding point is formed and, if at some point the ratio exceeds two and at the next
point is less than one-half, we know that a pole lies between the two points. The influ-
ence of this pole is then "subtracted" from the orignal data and the computation begun
anew. By repeating this process a sufficient number of times a system of poles and
zeros is built up that approximates the original specification.
This technique has been programmed on the IBM 704 computer, at the M. I. T.
Computation Center, with only moderate success. The poles and zeros of elementary
specifications are located accurately, but in more realistic specifications a build-up of
error in the neighborhood of prospective poles distorts the values so much so that the
ratio criterion will not locate the pole. (The ratio criterion was derived under the
assumption that the true values of the function were available.) Various smoothing and
averaging techniques that were employed to counteract the error were not satisfactory.
E. H. Sussenguth
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